, where L, T , and Z 0 represent the length, thickness, and equilibrium displacement of the buckled floating gate, respectively. We demonstrate that the switching frequency can be increased while maintaining the switching force when we downscale all the floating gate dimensions proportionally along with the scaling law. We also show that the switching voltage can be reduced down to less than 15 V while maintaining the ON/OFF operation range of the sense MOSFET by optimizing the cavity structure which sustains the inside buckled floating gate.
I. INTRODUCTION

O
VER the past few decades, the performance of very large scale integrated circuits (VLSI circuits) has steadily been improving by scaling down the dimensions of CMOSFETs. The International Technology Roadmap of Semiconductors (ITRS) [1] shows that the "Nano Era" for the CMOS started in 1999 with the gate length being shorter than 100 nm. The ITRS also predicts that this "miniaturization" trend will be pursued further, and the gate length will reach under 10-nm long in the next decade. However, maintaining this top-down miniaturization trend is getting exceedingly hard due to fundamental physical and technological limitations, as well as of the economical limitation.
Along with such an aggressive miniaturization trend of the Si VLSI devices, various Si-based nanoelectromechanical systems (NEMS) have recently been developed by making the characteristic length (such as the resonator length) smaller, and their mechanical and electrical properties have been investigated [2] - [5] . For example, the oscillation frequency of over 1 GHz has already been reported for the 1.1-µm-long SiC-based beam [5] . Since the operation speed of the NEMS increases primarily in inverse proportion to the square of the beam length, the extremely fast NEMS with the switching time close to the electronic devices may be realized by reducing their dimensions even smaller. It may therefore be worthwhile to consider integrating the NEMS components into conventional Si devices for adding new functionality [6] , [7] .
We have recently proposed a new fast and nonvolatile memory device [8] based on the bistable operation [9] , [10] of the submicrometer-long NEMS structure, combined with the nanocrystalline (nc) Si quantum dots [11] . A concept of nonvolatile memory based on the mechanical bistability of a micromachined bridge has been reported in [12] . Our NEMS memory features a suspended SiO 2 beam formed in the cavity, which incorporates the nc-Si dots as a single-electron storage via the gate oxide and, therefore, do not cause any gate oxide deterioration which limits the endurance cycles of the conventional flash memory. Mechanical fatigue of the beam should be studied as it will limit the endurance cycle of our NEMS memory, although amorphous SiO 2 is supposed to be mechanically robust as demonstrated by the recent experimental study of high-frequency mechanical vibration characteristics for a SiO 2 wire [13] . Various emerging memory devices have been proposed and studied intensively, such as ferroelectric RAM (FeRAM) [14] , phase change RAM (PCRAM) [15] , and magnetic RAM [16] . All these competing devices, however, need to adopt exotic materials which are not compatible with the conventional Si manufacturing technology.
The use of suspended MEMS gate coupled with MOSFETs has been studied for sensor applications [17] , [18] over the past decades. Methods of passivating the surface of the suspended gates have been crucial as the device characteristics may vary depending on how the surface bonds are terminated chemically. The SiO 2 -based suspended gate employed in our NEMS memory seems to be immune against that sort of falling as it is chemically robust.
In the recent experiment [8] , we have fabricated a 3-µm-long free-standing SiO 2 single beam using a Si undercut etching technique. Fabricated samples have shown that the beams bent upward as a result of mechanical stress, stored in the SiO 2 being released. The mechanical bistability of the beam has successfully been demonstrated by using the nanoindentor loading system [19] . The experimental result showed clearly that it is possible to switch the beam from its upward bent state to the downward one by applying the external force. At the same time, however, we found that it is hard to estimate the switching force quantitatively as it is comparable to or even smaller than the load resolution of the nanoindentor system, which is about 10 µN. It will also be increasingly difficult to apply this kind of direct characterization method as the beam dimensions are scaled down to the submicrometer regime. In this paper, therefore, we conduct the 3-D finite element simulation and investigate the static and dynamic mechanical properties of the beam to evaluate the switching power and speed of our NEMS memory.
II. NUMERICAL ANALYSIS OF SWITCHING CHARACTERISTICS FOR A NEM FLOATING GATE
A. Mechanical Bistability
In our past experiments [8] , the test structure of the naturally bent floating gate was fabricated in the following manner [ Fig. 2(a) ]. A thin SiO 2 layer of 50-100 nm in thickness was formed on the Si substrate by using a thermal oxidation. Introduction of oxygen atoms causes the volume expansion of SiO 2 compared with Si, and therefore, the stress is generated at the SiO 2 /Si interface. A few micrometer-long gate was then patterned by using the electron beam lithography, and the Si region under SiO 2 was etched out by applying anisotropic dry etching, followed by isotropic etching. As a result of release of the stress at the interface, the SiO 2 beam was naturally bent upward. In the present simulation, it is therefore crucial to prepare the initial model structure by taking account of the stress generated in the floating gate. We constructed a flat SiO 2 beam structure incorporating a 2-D array of spherical nc-Si dots. The flat beam was compressed laterally from both ends, and a small force was then applied onto the back surface in a direction perpendicular to the film. Degree of bending was adjusted via the applied compression force to reproduce the fabricated beam structures.
By using the initial beam structure prepared above, we studied the beam deformation under the external force. The beam dimensions are 400 nm in length L, 200 nm in width W , and 20 nm in thickness T [ Fig. 3(a) ]. The embedded ncSi dots are of 10 nm in diameter, and the distance between the adjacent dots is 10 nm. The beam was clamped at its both ends, and the equilibrium upward displacement Z 0 was adjusted to 23 nm. We hereafter define an external force F . A positive value shows that the beam is uniformly pushed upward by using a force applied normal to the bottom surface. A negative value shows that the beam is uniformly pushed downward by using a force applied normal to the top surface. We performed the nonlinear static analysis for the above beam structure by using NEi Nastran [20] . We monitored the vertical shift of the beam center from its equilibrium position Z by sweeping the external force and calculated the displacement Z-force F characteristics. As shown in Fig. 3(b) , the Z−F curve shows a hysteresis loop, and the upper and lower branches indicate the upward and downward bent beams, respectively. It shows that the beam switches its state at F = ±F S , and we define F S as the switching force. The mechanical bistability at F = 0 represents two memory states of our NEMS memory. 
B. Switching Force
Next, we analyze how the switching force F S depends on the beam structural dimensions. F S was evaluated in the same way as above for various values of the length L, width W , thickness T , and the equilibrium displacement Z 0 of the beam. In the following analysis, we adopted the uniform beam structure composed of SiO 2 for simplicity, and chose L = 2.0 µm, W = 1.0 µm, and T = 100 nm as mean values for the beam dimensions. This simplification does not give any significant underestimation of F S as the volume ratio of the embedded nc-Si dots to the entire SiO 2 beam is only about 3%. We then calculated F S as a function of Z 0 for various sets of L, W , and T . Fig. 4 (a) and (b) shows the F S −Z 0 curves obtained for L of 1.0, 2.0, and 4.0 µm and those for T of 50, 100, and 150 nm, respectively. The results show that F S increases proportional to Z 0 to the third power. It was also found that F S increases inversely proportional to L to the fourth power and proportional to T . On the other hand, there was virtually no effect with varying W which is 0.5, 1.0, and 2.0 µm. As a result, we obtained the relationship between F S and the floating gate dimensions expressed as
0 . This scaling nature indicates that the switching force can be maintained when all the dimensions of the beam are scaled down proportionally, although the scaling law for the entire memory cell is still left for our future study. In Fig. 5 , the F S −Z 0 characteristics are compared for the original beam structure with L = 2.0 µm, W = 1.0 µm, T = 100 nm, and those with all the dimensions are made 1/2 and 1/4. It should be noted that the horizontal axis shows normalized Z 0 with the scaling factor n of 1, 1/2, and 1/4. All three F S −Z 0 curves fit perfectly one another, and this demonstrates that the above relationship between F S and the floating gate dimensions is valid. Z 0 may be controlled by changing the stress introduced in the SiO 2 layer. One of the methods is to fabricate the SiO 2 bridge by combining the thermal oxidization which results in highly stressed SiO 2 and chemical vapor deposition which gives almost stressfree SiO 2 .
C. Switching Speed
We also studied the switching speed of the beam by conducting NEi Nastran nonlinear transient response analysis. We applied an instantaneous force to the top surface of the beam, which was the minimum force to switch the initial beam state to another, and monitored the transient motion of the beam. Three beam structures were studied here: L = 2.0 µm, W = 1.0 µm, T = 100 nm (BM1), L = 1.0 µm, W = 0.5 µm, T = 50 nm (BM2), and L = 0.5 µm, W = 0.25 µm, T = 25 nm (BM3). No internal and external damping mechanisms were taken into consideration in the present simulation. Damping factors should be introduced into our future analysis for discussing the process of stabilization of the beam after switching. In this paper, however, we estimated the beam switching speed from the oscillating period of the beam free from damping. 
III. DISCUSSION
A. Switching Voltage Reduction and Memory Operational Range
In this section, we discuss the switching voltage of our NEMS memory by using the semianalytical method. For simplicity, we hereafter assume that the floating gate is a flat beam composed of a 20-nm-thick poly-Si layer sandwiched with two 40-nm-thick SiO 2 layers [see Fig. 7(a) ]. Length and width of the floating gate are 2.0 and 1.0 µm, and other structural parameters are shown in Fig. 7(a) . We also assume that the floating gate is placed in the cavity in parallel to the top electrode and the substrate and simply moves up and down in the cavity rather than being deformed. When the gate voltage is applied, the force applied to the floating gate is expressed by
where E is the electric field between the top electrode and the substrate, S = L × W , σ FG is the sheet charge density stored in the floating gate, and d is the equivalent vacuum distance between the top electrode and the substrate [21] . The switching voltage V S is then given by
For evaluating V S by using (2), we used F S calculated numerically in the same way as in Section II-A. Fig. 7(b) shows V S as a function of σ FG calculated with various values of equilibrium displacement Z 0 . We see that the switching voltage can be decreased with reducing Z 0 . Reduction of Z 0 , however, means a smaller positional change of the floating gate at ON and OFF states, and it is anticipated that electrical detection of the NEMS memory states, "0" and "1," becomes more difficult. We calculated the relationship between the surface potential and the stored charges by using a simple capacitance circuit shown in Fig. 8 . An upper capacitance C U is associated with the SiO 2 film under the gate electrode, the upper air cavity, and the upper SiO 2 film of the floating gate. A lower capacitance C L is associated with the lower SiO 2 film of the floating gate and the lower air cavity. We assume that the sense MOSFET is in n-type operation, and therefore, a stored charge Q FG in the floating gate is positive, and the stored charges Q U and Q L in the capacitors C U and C L are negative, respectively. For the equivalent circuit in Fig. 8 , we derive the following equation: by using the Kirchhoff's voltage law. We also have the relationship Q U + Q L = Q FG , and the charge Q S induced on the Si substrate surface is equal to Q L . The relationship between Q S and ψ S is expressed as
where ε Si is the dielectric constant of the silicon, k is Boltzmann constant, T is the room temperature (300 K), N A is the acceptor concentration, and n i is the intrinsic carrier concentration. From these equations, the relationship between Q FG and ψ S is obtained, and we finally obtain the following relationship:
We assume that the floating gate moves down at the ON state and up at the OFF state by the equilibrium displacement Z 0 of 60 nm. Fig. 9 shows the Si surface potential ψ S as a function of the floating gate charge density σ FG at the ON and OFF states. We may define the operational range of the NEMS memory as a range of σ FG where the ON and OFF states are given by the strong surface inversion and the surface depletion of the MOSFET, respectively. The operational range is indicated by a shaded region in Fig. 9 . We evaluated the operational range for various values of Z 0 ranging from 66 nm down to 21 nm. As shown in Fig. 10 , the operational range becomes narrower as Z 0 is reduced. It should be noted that we do not have any finite operational range for Z 0 of 21 nm. 
B. Structural Optimization for Improving ON/OFF Range
As shown above, there is a certain tradeoff between decreasing switching voltage and increasing operational range when Z 0 is varied. We therefore examined to optimize other structural parameters without changing Z 0 of 21 nm for improving the operational range. Equation (5) indicates that the upper and lower capacitances, C U and C L , are the key parameters determining σ FG . We evaluated the operational range while varying the upper and lower cavity heights, d au and d al , and the oxide film thickness under the gate electrode d om [see Fig. 7(a) ]. Fig. 11(a) shows the operational ranges calculated for various values of d au . The operational range improves by making the upper cavity smaller, and we have a finite operational range for d au less or equal to 60 nm. Fig. 11(b) shows that further improvements can be achieved by reducing d om with d au being fixed to be 40 nm. Based on these guidelines for widening the operational ranges, we evaluated the switching voltages for four improved structures (Improved 1-4, see Table I ) which provide the finite operational ranges. Fig. 12 shows the switching voltages V S calculated for Improved 1-4 as a function of σ FG . All the curves are shown using both a broken line and a thick solid line. The finite solid lines indicate the operational range for the individual improved structures. These results show that it is possible to reduce V S down to 10-15 V while keeping a certain range of operational window. It should be noted that the upper and lower cavity dimensions were optimized carefully so that the floating gate does contact either the gate or the substrate. In our device structure, however, switching of the floating gate is controlled via the electrostatic interaction between the gate electrode and the charge stored in the floating gate, and therefore, the pull-in phenomenon is less likely to occur, which is common for conventional suspended metal gate structures [6] , [7] . For further reducing V S down to those for FeRAMs and PCRAMs (typically 3-5 V), we should also optimize the structural and material parameters of the outer cavity such as the upper and lower cavity dimensions, thickness of the side walls as well as the choice of material for them.
IV. CONCLUSION
Static and dynamic mechanical properties of the floating gate structure have been investigated for the new NEMS memory by using the 3-D finite element simulation. The structural parameter dependence has been found for the switching force,
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